

# CS 380 - GPU and GPGPU Programming Lecture 13: GPU Compute APIs, Pt. 3

Markus Hadwiger, KAUST

## Reading Assignment #7 (until Oct 20)



#### Read (required):

Programming Massively Parallel Processors book (4th edition),
 Chapter 5 (Memory architecture and data locality)

#### **Next Lectures**



Lecture 14: Thu, Oct 16

Lecture 15: Mon, Oct 20 no lecture on Oct 23! (fall break)

Lecture 16: Mon, Oct 27

Lecture 17: Tue, Oct 28 (make-up lecture; please choose times on discord!) no lectures on Oct 30, Nov 3, Nov 6! (IEEE VIS conference)

Lecture 18: Mon, Nov 10

Lecture 19: Tue, Nov 11 (make-up lecture; please choose times on discord!)

Lecture 20: Thu, Nov 13

#### Semester Project (proposal until Oct 20!)



- Choosing your own topic encouraged!
   (see next slides for some suggestions)
  - Pick something that you think is really cool!
  - Can be completely graphics or completely computation, or both combined
  - Can be built on CS 380 frameworks, Vulkan SDK, CUDA SDK, ...
- Write short (1-2 pages) project proposal by Oct 20 at the latest
  - Talk to us before you start writing!
     (content and complexity should fit the lecture)
- Submit semester project with report (deadline: Dec 14)
- Present semester project, event in final exams week: Dec 15 (tbd!)

# Semester Project Ideas (1)



#### Some ideas for topics

- Procedural shading with noise + marble etc. (GPU Gems 2, chapter 26)
- Procedural shading with noise + bump mapping (GPU Gems 2, chapter 26)
- Subdivision surfaces (GPU Gems 2, chapter 7)
- Ambient occlusion, screen space ambient occlusion
- Shadow mapping, hard shadows, soft shadows
- Deferred shading
- Particle system rendering + CUDA particle sort
- Advanced image filters: fast bilateral filtering, Gaussian kD trees
- Advanced image de-convolution (e.g., convex L1 optimization)
- PDE solvers (e.g., anisotropic diffusion filtering, 2D level set segmentation, 2D fluid flow)

# Semester Project Ideas (2)



#### Some ideas for topics

- Distance field computation (GPU Gems 3, chapter 34)
- Livewire ("intelligent scissors") segmentation in CUDA
- Linear systems solvers, matrix factorization (Cholesky, ...); with/without CUBLAS
- CUDA + matlab
- Fractals (Sierpinski, Koch, ...)
- Image compression
- Bilateral grid filtering for multichannel images
- Discrete wavelet transforms
- Fast histogram computations
- Terrain rendering from height map images; clipmaps or adaptive tesselation



#### LEVELS OF COOPERATION: CUDA 9.0 or newer

4 **INVIDIA.** 


```
For current coalesced set of threads:
  auto g = coalesced threads();
For warp-sized group of threads:
                                                               Warp
 auto block = this thread block();
                                                               Warp
 auto g = tiled partition<32>(block)
For CUDA thread blocks:
  auto g = this thread block();
For device-spanning grid:
  auto g = this grid();
                                                                               GPU
                                                                            Multi-GPU
For multiple grids spanning GPUs:
  auto g = this multi grid();
  All Cooperative Groups functionality is
within a cooperative_groups:: namespace
```

#### THREAD GROUP

Base type, the implementation depends on its construction.

Unifies the various group types into one general, collective, thread group.

We need to extend the CUDA programming model with handles that can represent the groups of threads that can communicate/synchronize





#### THREAD BLOCK

Implicit group of all the threads in the launched thread block

Implements the same interface as thread\_group:



#### PROGRAM DEFINED DECOMPOSITION

#### **CUDA KERNEL**



All threads launched

thread\_block g = this\_thread\_block();

#### foobar(thread\_block g)



All threads in thread block

thread\_group tile32 = tiled\_partition(g, 32);



thread\_group tile4 = tiled\_partition(tile32, 4);













Restricted to powers of two, and <= 32 in initial release



#### GENERIC PARALLEL ALGORITHMS

Per-Block Per-Warp

```
g = this_thread_block();
reduce(g, ptr, myVal);
g = tiled_partition(this_thread_block(), 32);
reduce(g, ptr, myVal);
```



#### COOPERATIVE GROUPS VS BUILT-IN FUNCTIONS


#### Example: warp aggregated atomic


```
// increment the value at ptr by 1 and return the old value
             device int atomicAggInc(int *p);
                                         int mask = __activemask();
coalesced group g = coalesced threads();
                                          int rank = __popc(mask & __lanemask_lt());
                                          int leader_lane = __ffs(mask) - 1;
                                          int res;
int res;
                                          if (rank == 0)
if (g.thread rank() == 0)
                                             res = atomicAdd(p, __popc(mask));
   res = atomicAdd(p, g.size());
                                          res = __shfl_sync(mask, res, leader_lane);
res = g.shfl(res, 0);
                                          return rank + res;
return g.thread rank() + res;
```

#### New in CC 9.0: Thread Block Clusters




#### New thread hierarchy level!






all threads of a block are on the same SM!



all blocks of a cluster are on the same GPC!



# DVISION 08

# **CUDA Software Development**

CUDA Optimized Libraries: math.h, FFT, BLAS, ...

Integrated CPU + GPU
C Source Code

**NVIDIA C Compiler** 

**NVIDIA Assembly** for Computing (PTX)

**CPU Host Code** 

**CUDA Driver** 

**Profiler** 

**Standard C Compiler** 


**GPU** 

CPU



# THE WORLD OF VISUAL COMPUTING

# **Compiling CUDA Code**




# **CUDA Compilation Trajectory**



# CUDA Compiler Driver (NVCC) docs:

CUDA Compiler Driver NVCC.pdf



# CUDA Compilation Trajectory / Code Gen



#### 4.2.7. Options for Steering GPU Code Generation

#### 4.2.7.1. --gpu-architecture arch (-arch)

Specify the name of the class of NVIDIA virtual GPU architecture for which the CUDA input files must be compiled.

With the exception as described for the shorthand below, the architecture specified with this option must be a *virtual* architecture (such as compute\_50). Normally, this option alone does not trigger assembly of the generated PTX for a *real* architecture (that is the role of nvcc option <u>--gpu-code</u>, see below); rather, its purpose is to control preprocessing and compilation of the input to PTX.

See <u>Virtual Architecture Feature List</u> for the list of supported <u>virtual</u> architectures and <u>GPU</u>
<u>Feature List</u> for the list of supported <u>real</u> architectures.

from https://docs.nvidia.com/cuda/pdf/CUDA\_Compiler\_Driver\_NVCC.pdf

### CUDA Compilation Trajectory / Code Gen



#### 4.2.7.2. --gpu-code *code*,...(-code)

Specify the name of the NVIDIA GPU to assemble and optimize PTX for.

nvcc embeds a compiled code image in the resulting executable for each specified *code* architecture, which is a true binary load image for each *real* architecture (such as sm\_50), and PTX code for the *virtual* architecture (such as compute\_50).

During runtime, such embedded PTX code is dynamically compiled by the CUDA runtime system if no binary load image is found for the *current* GPU.

Architectures specified for options <u>--gpu-architecture</u> and <u>--gpu-code</u> may be *virtual* as well as *real*, but the *code* architectures must be compatible with the *arch* architecture. When the <u>--gpu-code</u> option is used, the value for the <u>--gpu-architecture</u> option must be a *virtual* PTX architecture.

For instance, <u>--gpu-architecture</u>=compute\_60 is not compatible with <u>--gpu-code=sm\_52</u>, because the earlier compilation stages will assume the availability of compute\_60 features that are not present on sm\_52.


See <u>Virtual Architecture Feature List</u> for the list of supported *virtual* architectures and <u>GPU</u> <u>Feature List</u> for the list of supported *real* architectures.

#### Also look at compatibility guides:

https://docs.nvidia.com/cuda/pdf/NVIDIA\_Ampere\_GPU\_Architecture\_Compatibility\_Guide.pdf
https://docs.nvidia.com/cuda/pdf/Hopper\_Compatibility\_Guide.pdf

# Arch = ptx, Code = cubin





Two-Staged Compilation with Virtual and Real Architectures


Markus Hadwiger, KAUST



#### Example #1: 1D Convolution




1D Convolution with 3-tap averaging kernel (every thread is averaging three inputs)



```
output[i] = (input[i] + input[i+1] + input[i+2]) / 3.f;
```

```
#define THREADS PER BLK 128
 _global__ void convolve(int N, float* input,
                         float* output)
   __shared__ float support[THREADS_PER_BLK+2];
   int index = blockIdx.x * blockDim.x +
               threadIdx.x:
   support[threadIdx.x] = input[index];
   if (threadIdx.x < 2) {</pre>
      support[THREADS_PER_BLK+threadIdx.x]
        = input[index+THREADS PER BLK];
   syncthreads();
  float result = 0.0f; // thread-local
   for (int i=0; i<3; i++)
     result += support[threadIdx.x + i];
   output[index] = result / 3.f;
```

# Running on a GP104 (Pascal) SM



```
#define THREADS PER BLK 128
 global void convolve(int N, float* input,
                         float* output)
   __shared__ float support[THREADS_PER_BLK+2];
  int index = blockIdx.x * blockDim.x +
              threadIdx.x:
   support[threadIdx.x] = input[index];
  if (threadIdx.x < 2) {
     support[THREADS_PER_BLK+threadIdx.x]
       = input[index+THREADS PER BLK];
   syncthreads();
  float result = 0.0f; // thread-local
  for (int i=0; i<3; i++)
     result += support[threadIdx.x + i];
   output[index] = result / 3.f;
```

#### Recall, CUDA kernels execute as SPMD programs

On NVIDIA GPUs groups of 32 CUDA threads share an instruction stream. These groups called "warps".

A convolve thread block is executed by 4 warps (4 warps x 32 threads/warp = 128 CUDA threads per block)


(Warps are an important GPU implementation detail, but not a CUDA abstraction!)

#### SM core operation each clock:

- Select up to four runnable warps from 64 resident on SM core (thread-level parallelism)
- Select up to two runnable instructions per warp (instruction-level parallelism) \* (but no ALU dual-issue!)

### Running on a V100 (Volta) SM





```
#define THREADS PER BLK 128
 _global__ void convolve(int N, float* input,
                         float* output)
   __shared__ float support[THREADS_PER_BLK+2];
   int index = blockIdx.x * blockDim.x +
               threadIdx.x:
   support[threadIdx.x] = input[index];
   if (threadIdx.x < 2) {</pre>
      support[THREADS PER BLK+threadIdx.x]
        = input[index+THREADS PER BLK];
   syncthreads();
   float result = 0.0f; // thread-local
   for (int i=0; i<3; i++)
     result += support[threadIdx.x + i];
   output[index] = result / 3.f;
```

A convolve thread block is executed by 4 warps (4 warps x 32 threads/warp = 128 CUDA threads per block)

#### SM core operation each clock:


- Each sub-core selects one runnable warp (from the 16 warps in its partition)
- Each sub-core runs next instruction for the CUDA threads in the warp (this instruction may apply to all or a subset of the CUDA threads in a warp depending on divergence)
   Courtesy Kayvon Fatahalian

(sub-core == SM partition)

# DVISION 08

# **Transparent Scalability**


- Hardware is free to schedule thread blocks on any processor
  - A kernel scales across parallel multiprocessors



#### Code on Same SM Arch. But Different #SMs



# **Assigning work**





Mid-range GPU
(6 cores)

Desirable for CUDA program to run on all of these GPUs without modification


Note: there is no concept of num\_cores in the CUDA programs I have shown you. (CUDA thread launch is similar in spirit to a forall loop in data parallel model examples)

(could now be up to 192 SMs, etc., ...)

# Code Example #2: Matrix Multiply


# Programming Model: Square Matrix Multiplication

- P = M \* N of size WIDTH x WIDTH
- Without tiling:
  - One thread handles one element of P
  - M and N are loaded WIDTH times from global memory



# Multiply Using One Thread Block

- One block of threads computes matrix P
  - Each thread computes one element of P
- Each thread
  - Loads a row of matrix M
  - Loads a column of matrix N
  - Perform one multiply and addition for each pair of M and N elements
  - Compute to off-chip memory access ratio close to 1:1 (not very high)
- Size of matrix limited by the number of threads allowed in a thread block



# Matrix Multiplication Device-Side Kernel Function (cont.)

```
for (int k = 0; k < M.width; ++k)
  float Melement = M.elements[ty * M.pitch + k];
  float Nelement = Nd.elements[k * N.pitch + tx];
  Pvalue += Melement * Nelement;
// Write the matrix to device memory;
// each thread writes one element
P.elements[ty * blockDim.x+ tx] = Pvalue;
                                                               ty
                                                      tx
```


#### Handling Arbitrary Sized Square Matrices

 Have each 2D thread block to compute a (BLOCK\_WIDTH)<sup>2</sup> sub-matrix (tile) of the result matrix

Each has (BLOCK\_WIDTH)<sup>2</sup> threads


 Generate a 2D Grid of (WIDTH/BLOCK\_WIDTH)<sup>2</sup> blocks

You still need to put a loop around the kernel call for cases where WIDTH is greater than Max grid size!



#### Multiply Using Several Blocks - Idea

- One thread per element of P
- Load sub-blocks of M and N into shared memory
- Each thread reads one element of M and one of N
- Reuse each sub-block for all threads, i.e. for all elements of P
- Outer loop on sub-blocks




Hendrik Lensch and Robert Strzodka

bsize-1

#### Multiply Using Several Blocks - Idea

- One thread per element of P
- Load sub-blocks of M and N into shared memory
- Each thread reads one element of M and one of N
- Reuse each sub-block for all threads, i.e. for all elements of P
- Outer loop on sub-blocks



Hendrik Lensch and Robert Strzodka

bsize-1

# Example: Matrix Multiplication (1)



 Copy matrices to device; invoke kernel; copy result matrix back to host

```
// Matrix multiplication - Host code
// Matrix dimensions are assumed to be multiples of BLOCK SIZE
void MatMul (const Matrix A, const Matrix B, Matrix C)
    // Load A and B to device memory
    Matrix d A:
    d A.width = d A.stride = A.width; d A.height = A.height;
    size t size = A.width * A.height * sizeof(float);
    cudaMalloc((void**)&d A.elements, size);
    cudaMemcpy(d A.elements, A.elements, size,
               cudaMemcpyHostToDevice);
    Matrix d B;
    d B.width = d B.stride = B.width; d B.height = B.height;
    size = B.width * B.height * sizeof(float);
    cudaMalloc((void**)&d B.elements, size);
    cudaMemcpy(d B.elements, B.elements, size,
               cudaMemcpyHostToDevice);
```

# Example: Matrix Multiplication (2)



```
// Allocate C in device memory
Matrix d C;
d C.width = d C.stride = C.width; d C.height = C.height;
size = C.width * C.height * sizeof(float);
cudaMalloc((void**)&d C.elements, size);
// Invoke kernel
dim3 dimBlock (BLOCK SIZE, BLOCK SIZE);
dim3 dimGrid(B.width / dimBlock.x, A.height / dimBlock.y);
MatMulKernel<<<dimGrid, dimBlock>>>(d A, d B, d C);
// Read C from device memory
cudaMemcpy (C.elements, d C.elements, size,
           cudaMemcpyDeviceToHost);
// Free device memory
cudaFree (d A.elements);
cudaFree (d B.elements);
cudaFree (d C.elements);
```


# Example: Matrix Multiplication (3)



blockCol

- Multiply matrix block-wise
- Set BLOCK\_SIZE for efficient hardware use, e.g., to 16 on cc. 1.x or 16 or 32 on cc. 2.x +

- Maximize parallelism
  - Launch as many threads per block as block elements
  - Each thread fetches one element per block
  - Perform row \* column dot products in parallel



В

#### Example: Matrix Multiplication (4)




```
global void MatrixMul( float *matA, float *matB, float *matC, int w )
     shared float blockA[ BLOCK SIZE ][ BLOCK SIZE ];
    shared float blockB[ BLOCK SIZE ][ BLOCK SIZE ];
   int bx = blockIdx.x; int tx = threadIdx.x;
   int by = blockIdx.y; int ty = threadIdx.y;
   int col = bx * BLOCK SIZE + tx;
   int row = by * BLOCK SIZE + ty;
   float out = 0.0f;
   for ( int m = 0; m < w / BLOCK SIZE; m++ ) {
      blockB[ ty ][ tx ] = matB[ col + ( m * BLOCK SIZE + ty ) * w ];
       syncthreads();
       for ( int k = 0; k < BLOCK SIZE; k++ ) {
          out += blockA[ ty ][ k ] * blockB[ k ][ tx ];
        syncthreads();
   }
```

Caveat: for brevity, this code assumes matrix sizes are a multiple of the block size (either because they really are, or because padding is used; otherwise guard code would need to be added)

matC[ row \* w + col ] = out;

### Running on a V100 (Volta) SM





```
#define THREADS PER BLK 128
 _global__ void convolve(int N, float* input,
                         float* output)
   __shared__ float support[THREADS_PER_BLK+2];
   int index = blockIdx.x * blockDim.x +
               threadIdx.x:
   support[threadIdx.x] = input[index];
   if (threadIdx.x < 2) {</pre>
      support[THREADS PER BLK+threadIdx.x]
        = input[index+THREADS PER BLK];
   syncthreads();
   float result = 0.0f; // thread-local
   for (int i=0; i<3; i++)
     result += support[threadIdx.x + i];
   output[index] = result / 3.f;
```

A convolve thread block is executed by 4 warps (4 warps x 32 threads/warp = 128 CUDA threads per block)

#### SM core operation each clock:

- Each sub-core selects one runnable warp (from the 16 warps in its partition)
- Each sub-core runs next instruction for the CUDA threads in the warp (this instruction may apply to all or a subset of the CUDA threads in a warp depending on divergence)
   Courtesy Kayvon Fatahalian

(sub-core == SM partition)

# Limits in CUDA Programming Guide




Chapter 20.2 (CUDA 13, Sept 2, 2025

	Compute Capability									
Technical Specifications	7.5	8.0	8.6	8.7	8.9	9.0	10.0	11.0	12.0	
Maximum number of resident grids per device (Concurrent Kernel Execution)	128									
Maximum dimensionality of grid of thread blocks	3									
Maximum x -dimension of a grid of thread blocks	2 <sup>31</sup> -1									
Maximum y- or z-dimension of a grid of thread blocks	65535									
Maximum dimensionality of thread block	3									
Maximum x- or y-dimensionality of a block	1024									
Maximum z-dimension of a block	64									
Maximum number of threads per block	1024									
Warp size	32									
Maximum number of resident blocks per SM	16	32	16 24		32 24		24			
Maximum number of resident warps per SM	32	64	48			64 48				
Maximum number of resident threads per SM	1024	2048	1536			2048 153		1536		
Number of 32-bit registers per SM	64 K									
Maximum number of 32-bit registers per thread block	64 K									
Maximum number of 32-bit registers per thread	255									
Maximum amount of shared memory per SM	64 KB	164 KB	100 KB	164 KB	100 KB	228 KB			100 KB	
Maximum amount of shared memory per thread block <sup>27</sup>	64 KB	163 KB	99 KB	163 KB	99 KB	227 KB			99 KB	
Number of shared memory banks	32									
Maximum amount of local memory per thread	5121	512 KB								
Constant memory size	64 KB									

# What About Memory Performance? (more to come later...)

# Memory Layout of a Matrix in C









# Memory Coalescing


- When accessing global memory, peak performance utilization occurs when all threads in a half warp (full warp on Fermi+) access continuous memory locations.
- Requirements relaxed on >=1.2 devices; L1 cache on Fermi!



# Memory Layout of a Matrix in C

Access direction in kernel code





# Memory Layout of a Matrix in C

