

KAUST

CS 380 - GPU and GPGPU Programming Lecture 14: GPU Compute APIs, Pt. 3

Markus Hadwiger, KAUST

Reading Assignment #7 + #8 (until Oct 23)

Read (required):

- Programming Massively Parallel Processors book (4th edition), Chapter 7 (Convolution)
- Programming Massively Parallel Processors book (4th edition), Chapter 8 (Stencil)

Read (optional):

- Inline PTX Assembly in CUDA: Inline_PTX_Assembly.pdf
- Dissecting GPU Architectures through Microbenchmarking:

Volta: https://arxiv.org/abs/1804.06826 Turing: https://arxiv.org/abs/1903.07486

https://developer.download.nvidia.com/video/gputechconf/gtc/2019/presentation/ s9839-discovering-the-turing-t4-gpu-architecture-with-microbenchmarks.pdf

Ampere: https://www.nvidia.com/en-us/on-demand/session/gtcspring21-s33322/

Next Lectures



no lectures on Oct 16 and Oct 19 ! (mid-semester break and IEEE VIS conference)

Lecture 15: Sun, Oct 23

Lecture 16: Wed, Oct 26

Lecture 17: Sun, Oct 30

Lecture 18: Tue, Nov 1 (make-up lecture; 16:00 – 17:15 ?)

Lecture 19: Wed, Nov 2

Code Examples

Example #1: 1D Convolution

Example #1: 1D Convolution



1D Convolution with 3-tap averaging kernel (every thread is averaging three inputs)

input[0]	input[1]	input[2]	input[3]	input[4]	input[5]	input[6]	input[7]	input[8]	input[9]
	output[0]	output[1]	output[2]	output[3]	output[4]	output[5]	output[6]	output[7]	

output[i] = (input[i] + input[i+1] + input[i+2]) / 3.f;

Running on a GP104 (Pascal) SM



#define THREADS PER BLK 128 global void convolve(int N, float* input, float* output) __shared__ float support[THREADS_PER_BLK+2]; int index = blockIdx.x * blockDim.x + threadIdx.x; support[threadIdx.x] = input[index]; if (threadIdx.x < 2) {</pre> support[THREADS_PER_BLK+threadIdx.x] = input[index+THREADS PER BLK]; } __syncthreads(); float result = 0.0f; // thread-local for (int i=0; i<3; i++)</pre> result += support[threadIdx.x + i]; output[index] = result / 3.f;

Recall, CUDA kernels execute as SPMD programs

On NVIDIA GPUs groups of 32 CUDA threads share an instruction stream. These groups called "warps". A convolve thread block is executed by 4 warps (4 warps x 32 threads/warp = 128 CUDA threads per block) (Warps are an important GPU implementation detail, but not a CUDA abstraction!)

SM core operation each clock:

- Select up to four runnable warps from 64 resident on SM core (thread-level parallelism)
- Select up to two runnable instructions per warp (instruction-level parallelism) * (but no ALU dual-issue!)

Running on a V100 (Volta) SM





A convolve thread block is executed by 4 warps (4 warps x 32 threads/warp = 128 CUDA threads per block)

SM core operation each clock:

- Each sub-core selects one runnable warp (from the 16 warps in its partition)
- Each sub-core runs next instruction for the CUDA threads in the warp (this instruction may apply to all or a subset of the CUDA threads in a warp depending on divergence)

courtesy Kayvon Fatahalian

Stanford CS149, Fall 2021

(sub-core == SM partition)

Code on Same SM Arch. But Different #SMs



Assigning work



(16 cores)



(6 cores)

Desirable for CUDA program to run on all of these GPUs without modification

Note: there is no concept of num_cores in the CUDA programs I have shown you. (CUDA thread launch is similar in spirit to a forall loop in data parallel model examples)

(could now be up to 144 SMs, etc., ...)

Example #2: Matrix Multiply

Programming Model: Square Matrix Multiplication

P = M * N of size WIDTH x WIDTH Without tiling: One thread handles one element of P M and N are loaded WIDTH times from ____ global memory

Parallel08 – Memory Access

.

•

Hendrik Lensch and Robert Strzodka

Multiply Using One Thread Block

- One block of threads computes matrix P
 - Each thread computes one element of P
- Each thread
 - Loads a row of matrix M
 - Loads a column of matrix N
 - Perform one multiply and addition for each pair of M and N elements
 - Compute to off-chip memory access ratio close to 1:1 (not very high)
- Size of matrix limited by the number of threads allowed in a thread block



Matrix Multiplication Device-Side Kernel Function (cont.)

```
for (int k = 0; k < M.width; ++k)
    ſ
      float Melement = M.elements[ty * M.pitch + k];
      float Nelement = Nd.elements[k * N.pitch + tx];
     Pvalue += Melement * Nelement;
    }
    // Write the matrix to device memory;
    // each thread writes one element
   P.elements[ty * blockDim.x+ tx] = Pvalue;
}
                                                                    ty
                                                          tx
```

Handling Arbitrary Sized Square Matrices

- Have each 2D thread block to compute a (BLOCK_WIDTH)² sub-matrix (tile) of the result matrix

 Each has (BLOCK_WIDTH)² threads

 Generate a 2D Grid of
- Generate a 2D Grid of (WIDTH/BLOCK_WIDTH)² blocks

You still need to put a loop around the kernel call for cases where WIDTH is greater than Max grid size!



Multiply Using Several Blocks - Idea

bx One thread per element of P 0 2 Load sub-blocks of M and N into tx shared memory 012 bsize-1 Each thread reads one element of M and one of N Reuse each sub-block for all threads, i.e. for all elements of P **Outer loop on sub-blocks** 0 0 1 2 by 1 ty bsize-1 2

•

•

•

•

•

Hendrik Lensch and Robert Strzodka

Multiply Using Several Blocks - Idea



Parallel08 – Memory Access

Hendrik Lensch and Robert Strzodka

Example: Matrix Multiplication (1)



 Copy matrices to device; invoke kernel; copy result matrix back to host

```
// Matrix multiplication - Host code
// Matrix dimensions are assumed to be multiples of BLOCK SIZE
void MatMul(const Matrix A, const Matrix B, Matrix C)
    // Load A and B to device memory
    Matrix d A:
    d A.width = d A.stride = A.width; d A.height = A.height;
    size t size = A.width * A.height * sizeof(float);
    cudaMalloc((void**)&d A.elements, size);
    cudaMemcpy(d A.elements, A.elements, size,
               cudaMemcpyHostToDevice);
    Matrix d B;
    d B.width = d B.stride = B.width; d B.height = B.height;
    size = B.width * B.height * sizeof(float);
    cudaMalloc((void**)&d B.elements, size);
    cudaMemcpy(d B.elements, B.elements, size,
               cudaMemcpyHostToDevice);
```

Example: Matrix Multiplication (2)



```
// Allocate C in device memory
Matrix d_C;
d_C.width = d_C.stride = C.width; d_C.height = C.height;
size = C.width * C.height * sizeof(float);
cudaMalloc((void**)&d_C.elements, size);
// Invoke kernel
dim3 dimBlock(BLOCK_SIZE, BLOCK_SIZE);
dim3 dimGrid(B.width / dimBlock.x, A.height / dimBlock.y);
MatMulKernel<<<dimGrid, dimBlock>>>(d_A, d_B, d_C);
```

```
// Free device memory
cudaFree(d_A.elements);
cudaFree(d_B.elements);
cudaFree(d_C.elements);
```

Example: Matrix Multiplication (3)





- Multiply matrix block-wise
- Set BLOCK_SIZE for efficient hardware use, e.g., to 16 on cc. 1.x or 16 or 32 on cc. 2.x +

blockRow

- Maximize parallelism
 - Launch as many threads per block as block elements
 - Each thread fetches one element of block
 - Perform row * column dot products in parallel

Example: Matrix Multiplication (4)

{

}

20



```
global void MatrixMul( float *matA, float *matB, float *matC, int w )
     shared float blockA[ BLOCK SIZE ][ BLOCK SIZE ];
     shared float blockB[ BLOCK SIZE ][ BLOCK SIZE ];
   int bx = blockIdx.x; int tx = threadIdx.x;
   int by = blockIdx.y; int ty = threadIdx.y;
   int col = bx * BLOCK SIZE + tx;
   int row = by * BLOCK SIZE + ty;
   float out = 0.0f;
   for ( int m = 0; m < w / BLOCK SIZE; m++ ) {</pre>
       blockA[ ty ][ tx ] = matA[ row * w + m * BLOCK SIZE + tx
                                                                           1;
       blockB[ ty ][ tx ] = matB[ col + ( m * BLOCK SIZE + ty ) * w ];
        syncthreads();
        for (int k = 0; k < BLOCK SIZE; k++) {
            out += blockA[ ty ][ k ] * blockB[ k ][ tx ];
        }
          syncthreads();
   }
                                                Caveat: for brevity, this code assumes matrix sizes
                                                are a multiple of the block size (either because
   matC[ row * w + col ] = out;
                                                they really are, or because padding is used;
                                                otherwise guard code would need to be added)
```

Thank you.