



CS 380 - GPU and GPGPU Programming Lecture 19: CUDA Memory, Pt. 1

Markus Hadwiger, KAUST

Reading Assignment #11 (until Nov 15)

Read (required):

- Programming Massively Parallel Processors book, 3rd edition
 Chapter 5 (Performance Considerations) [was Chap. 6 in 2nd ed.]
- Read

https://en.wikipedia.org/wiki/Stream_processing

Read (optional):

• Linear algebra operators for GPU implementation of numerical algorithms, Krueger and Westermann, SIGGRAPH 2003


https://dl.acm.org/doi/10.1145/882262.882363

• A Survey of General-Purpose Computation on Graphics Hardware (2007)


https://onlinelibrary.wiley.com/doi/pdf/10.1111/j.1467-8659.2007.01012.x

CUDA Highlights: Scatter

CUDA provides generic DRAM memory addressing
 – Gather:




And scatter: no longer limited to write one pixel



CUDA Highlights: On-Chip Shared Memory

 CUDA enables access to a parallel on-chip shared memory for efficient inter-thread data sharing




Big memory bandwidth savings



CUDA Memory: Overview

Markus Hadwiger, KAUST



Memory and Cache Types



Global memory

- [Device] L2 cache
- [SM] L1 cache (shared mem carved out; or L1 shared with tex cache)
- [SM/TPC] Texture cache (separate, or shared with L1 cache)
- [SM] Read-only data cache (storage might be same as tex cache)

Shared memory

• [SM] Shareable only between threads in same thread block

Constant memory: Constant (uniform) cache

Unified memory programming: Device/host memory sharing



Memory Configurations and Types for Different Compute Capabilities

Compute Capab. 3.x (Kepler, Part 1)



A multiprocessor has a read-only constant cache that is shared by all functional units and speeds up reads from the constant memory space, which resides in device memory.

There is an L1 cache for each multiprocessor and an L2 cache shared by all multiprocessors. The L1 cache is used to cache accesses to local memory, including temporary register spills. The L2 cache is used to cache accesses to local and global memory. The cache behavior (e.g., whether reads are cached in both L1 and L2 or in L2 only) can be partially configured on a per-access basis using modifiers to the load or store instruction. Some devices of compute capability 3.5 and devices of compute capability 3.7 allow opt-in to caching of global memory in both L1 and L2 via compiler options.

The same on-chip memory is used for both L1 and shared memory: It can be configured as 48 KB of shared memory and 16 KB of L1 cache or as 16 KB of shared memory and 48 KB of L1 cache or as 32 KB of shared memory and 32 KB of L1 cache, using cudaFuncSetCacheConfig()/cuFuncSetCacheConfig():

Compute Capab. 3.x (Kepler, Part 2)



Devices of compute capability 3.7 add an additional 64 KB of shared memory to each of the above configurations, yielding 112 KB, 96 KB, and 80 KB shared memory per multiprocessor, respectively. However, the maximum shared memory per thread block remains 48 KB.

Applications may query the L2 cache size by checking the l2CacheSize device property (see Device Enumeration). The maximum L2 cache size is 1.5 MB.

Each multiprocessor has a read-only data cache of 48 KB to speed up reads from device memory. It accesses this cache either directly (for devices of compute capability 3.5 or 3.7), or via a texture unit that implements the various addressing modes and data filtering mentioned in Texture and Surface Memory. When accessed via the texture unit, the read-only data cache is also referred to as texture cache.

Compute Capab. 3.x (Kepler, Part 3)



Global memory accesses for devices of compute capability 3.x are cached in L2 and for devices of compute capability 3.5 or 3.7, may also be cached in the read-only data cache described in the previous section; they are normally not cached in L1. Some devices of compute capability 3.5 and devices of compute capability 3.7 allow opt-in to caching of global memory accesses in L1 via the **-Xptxas** -dlcm=ca option to nvcc.

A cache line is 128 bytes and maps to a 128 byte aligned segment in device memory. Memory accesses that are cached in both L1 and L2 are serviced with 128-byte memory transactions whereas memory accesses that are cached in L2 only are serviced with 32-byte memory transactions. Caching in L2 only can therefore reduce over-fetch, for example, in the case of scattered memory accesses.

Compute Capab. 3.x (Kepler, Part 4)



If the size of the words accessed by each thread is more than 4 bytes, a memory request by a warp is first split into separate 128-byte memory requests that are issued independently:

- Two memory requests, one for each half-warp, if the size is 8 bytes,
- Four memory requests, one for each quarter-warp, if the size is 16 bytes.

Each memory request is then broken down into cache line requests that are issued independently. A cache line request is serviced at the throughput of L1 or L2 cache in case of a cache hit, or at the throughput of device memory, otherwise.

Note that threads can access any words in any order, including the same words.

Data that is read-only for the entire lifetime of the kernel can also be cached in the readonly data cache described in the previous section by reading it using the __ldg() function (see Read-Only Data Cache Load Function). When the compiler detects that the read-only condition is satisfied for some data, it will use __ldg() to read it. The compiler might not always be able to detect that the read-only condition is satisfied for some data. Marking pointers used for loading such data with both the const and __restrict__ qualifiers increases the likelihood that the compiler will detect the readonly condition.

GK104 SMX

- 192 CUDA cores
 (192 = 6 * 32)
- 32 LD/ST units
- 32 SFUs
- 16 texture units

Two dispatch units per warp scheduler exploit ILP (*instruction-level parallelism*)



GK110 SMX

- 192 CUDA cores
 (192 = 6 * 32)
- 64 DP units
- 32 LD/ST units
- 32 SFUs
- 16 texture units

New read-only data cache (48KB)

SMX	1																		
	War	n Sel	neduler	_	-	Wa	rp Schee	11 × 1 × 1 × 1 ×	tructi	on Ca		n Soli	eduler	_		Wa	rp Sche	dulor	
Di	spate		Dispat	tch	D	spate	00	Dispat	tch	Di	spate		Dispat	ch	D	ispate	200 mg pr	Dispat	ch
1	+		+			+		+			+		-			+		+	
							Regi	ster I	File (I	65,53	6 x 3	2-bit)							
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LO/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
-			0				-						_	-			_		
Core	Core	Care	DP Unit	Core	Core	Core	OP Unit	LO/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LO/ST	SFU
Core	Core	Gore	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Gore	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Corre	Core	DP Unit	Gore	Core	Core	DP Unit	LD/ST	SFU
			-				-										-		
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Gore	Core	Core	OP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Gore	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
			-				-										_	-	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	OP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	OP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP:Unit	LD/ST	SFU	Gore	Core	Core	DP Unit	Core	Core	Core	DP.Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
-										ct Ne									
							64 KB	Share	ed Me	mor	y / L1	Cac	he						
							48 K	B Rea	ad-O	nly D	ata C	ache)						
1	Tex		Tex	Ç.		Tex		Tex	ć		Tex		Tex			Tex		Tex	
	Tex		Tex	e		Tex		Tex	¢		Tex		Tex			Tex		Tex	

Compute Capab. 5.x (Maxwell, Part 1)



A multiprocessor has:

- a read-only constant cache that is shared by all functional units and speeds up reads from the constant memory space, which resides in device memory,
- a unified L1/texture cache of 24 KB used to cache reads from global memory,
- 64 KB of shared memory for devices of compute capability 5.0 or 96 KB of shared memory for devices of compute capability 5.2.

The unified L1/texture cache is also used by the texture unit that implements the various addressing modes and data filtering mentioned in Texture and Surface Memory.

There is also an L2 cache shared by all multiprocessors that is used to cache accesses to local or global memory, including temporary register spills. Applications may query the L2 cache size by checking the l2CacheSize device property (see Device Enumeration).

The cache behavior (e.g., whether reads are cached in both the unified L1/texture cache and L2 or in L2 only) can be partially configured on a per-access basis using modifiers to the load instruction.

Compute Capab. 5.x (Maxwell, Part 2)



Global memory accesses are always cached in L2 and caching in L2 behaves in the same way as for devices of compute capability 3.x (see Global Memory).

Data that is read-only for the entire lifetime of the kernel can also be cached in the unified L1/texture cache described in the previous section by reading it using the

__ldg() function (see Read-Only Data Cache Load Function). When the compiler detects that the read-only condition is satisfied for some data, it will use __ldg() to read it. The compiler might not always be able to detect that the read-only condition is satisfied for some data. Marking pointers used for loading such data with both the const and __restrict__ qualifiers increases the likelihood that the compiler will detect the read-only condition.

Data that is not read-only for the entire lifetime of the kernel cannot be cached in the unified L1/texture cache for devices of compute capability 5.0. For devices of compute capability 5.2, it is, by default, not cached in the unified L1/texture cache, but caching may be enabled

Maxwell (GM) Architecture

Multiprocessor: SMM

- 128 CUDA cores
- 4 DP units

4 partitions inside SMM

- 32 CUDA cores each
- 8 LD/ST units each
- Each has its own warp scheduler, two dispatch units, register file
- Shared memory and L1 cache now separate!
 - L1 cache shares with texture cache
 - Shared memory is its own space

				P		-	ingine 3.	D						
	Vertex	x Fetch				sellator Viewport Transform								
			Attrib	ute Setup	F			Stream O	lutput					
					Instruct	lior	Cache							
	li	nstructio	on Buffe	r				1	nstructio	on Buffe	er:			
		Warp So	10				Warp Scheduler							
Di	spatch Uni	•		ispatch Ur	nit		Di	spatch Uni	it		Dispatch Ur	nit		
	Registe	er File (1	16,384 x	32-bit)				Regist	er File (1	16,384 x	32-bit)			
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU		
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU		
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU		
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU		
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU		
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU		
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU		
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU		
					Texture	/1	1 Cache							
	Tex			Tex				Tex			Tex			
Tex Tex Tex Tex Tex														
				ər							ər			
D		Warp Se	cheduler		nit		D		Warp Se	cheduler		nit		
D	ispatch Uni	Warp Si	cheduler [Dispatch Ui	nit		D	ispatch Un	Warp Si	cheduler [Dispatch U	nit		
D	ispatch Uni	Warp Si	cheduler	Dispatch Ui	nit		D	ispatch Un	Warp Se	cheduler [Dispatch U	nit		
Core	ispatch Uni	Warp Si	cheduler [Dispatch Ui	nit SFU		D	ispatch Un	Warp Si	cheduler [Dispatch U	nit SFU		
	ispatch Uni F Registi	Warp So it er File (theduler 16,384 x	Dispatch Ur J 32-bit)				Regist	Warp Se it er File (theduler 16,384 x	Dispatch U	1		
Core	Regist	Warp Si it er File (Core	theduler 16,384 x Core	Dispatch U 32-bit) LD/ST	SFU		Core	Regist	Warp Si it er File (Core	theduler 16,384 x Core	Dispatch U T 32-bit) LD/ST	SFU		
Core	Registe Core	Warp So it er File (Core Core	16,384 x Core Core	Dispatch Un 32-bit) LD/ST LD/ST	SFU SFU		Core Core	Regist	Warp Si it er File (Core Core	16,384 x Core Core	Dispatch U 32-bit) LD/ST LD/ST	SFU SFU		
Core Core Core	Regista Core Core Core	Warp So it er File (Core Core Core	Core Core Core Core	Dispatch Ur 32-bit) LD/ST LD/ST LD/ST	SFU SFU SFU		Core Core Core	Regist Core Core Core	Warp Si it er File (Core Core Core	theduler 16,384 x Core Core Core	Dispatch U 32-bit) LD/ST LD/ST LD/ST	SFU SFU SFU		
Core Core Core Core	Registr Core Core Core Core	Warp So it Core Core Core Core	Core Core Core Core	Dispatch U/ 32-bit) LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU		Core Core Core Core	Regist Core Core Core Core	Warp St it Core Core Core Core	Core Core Core Core Core	Dispatch U 32-bit) LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU		
Core Core Core Core Core	Regista Core Core Core Core Core	Warp St it Core Core Core Core Core	Core Core Core Core Core Core Core	Dispatch U/ 32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU SFU		Core Core Core Core	Regist Core Core Core Core Core	Warp Si it Core Core Core Core Core Core	Core Core Core Core Core Core Core	Dispatch U 32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU SFU		
Core Core Core Core Core	Registr Core Core Core Core Core Core	Warp St it Core Core Core Core Core Core	Core Core Core Core Core Core Core Core	Dispatch U/ 32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU SFU SFU		Core Core Core Core Core	Regist Core Core Core Core Core Core	Warp Si it er File (Core Core Core Core Core Core	Core Core Core Core Core Core Core Core	Dispatch U 32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU SFU SFU		
Core Core Core Core Core Core	Regista Core Core Core Core Core Core Core	Warp Si it Core Core Core Core Core Core Core Core	Core Core Core Core Core Core Core Core	Dispatch U/ 32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU SFU SFU SFU		Core Core Core Core Core Core	Regist Core Core Core Core Core Core Core Core	Warp Sr it Core Core Core Core Core Core Core Core	Core Core Core Core Core Core Core Core	Dispatch U 2 32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU SFU SFU		
Core Core Core Core Core Core	Regista Core Core Core Core Core Core Core	Warp Si it Core Core Core Core Core Core Core Core	Core Core Core Core Core Core Core Core	Dispatch U/ 32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU SFU SFU SFU		Core Core Core Core Core Core Core	Regist Core Core Core Core Core Core Core Core	Warp Sr it Core Core Core Core Core Core Core Core	Core Core Core Core Core Core Core Core	Dispatch U 2 32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU SFU SFU		

Compute Capab. 6.x (Pascal, Part 1)

A multiprocessor has:

- a read-only constant cache that is shared by all functional units and speeds up reads from the constant memory space, which resides in device memory,
- a unified L1/texture cache for reads from global memory of size 24 KB (6.0 and 6.2) or 48 KB (6.1),
- a shared memory of size 64 KB (6.0 and 6.2) or 96 KB (6.1).

The unified L1/texture cache is also used by the texture unit that implements the various addressing modes and data filtering mentioned in Texture and Surface Memory.

There is also an L2 cache shared by all multiprocessors that is used to cache accesses to local or global memory, including temporary register spills. Applications may query the L2 cache size by checking the l2CacheSize device property (see Device Enumeration).

The cache behavior (e.g., whether reads are cached in both the unified L1/texture cache and L2 or in L2 only) can be partially configured on a per-access basis using modifiers to the load instruction.

Compute Capab. 6.x (Pascal, Part 2)



H.5.2. Global Memory

Global memory behaves the same way as devices of compute capability 5.x (See Global Memory).

H.5.3. Shared Memory

Shared memory behaves the same way as devices of compute capability 5.x (See Shared Memory).

NVIDIA Pascal SM

Multiprocessor: SM

- 64 CUDA cores
- 32 DP units

M							Instructi	on Cache							
		l	nstructio	on Buffe	r						nstructi	on Buffe	r.		
			Warp So	heduler							Warp Se	cheduler			
	Dispato					ch Unit			Dispate					ch Unit	
		Regist	er File (3	32,768 x	32-bit)					Regist	er File (32,768 x	32-bit)		
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU
							Texture /	L1 Cache							
	Те	x			т	ex			Т	эx			1	Гех	
						6	4KB Shar	ed Memo	ry						

2 partitions inside SM

- 32 CUDA cores each; 16 DP units each; 8 LD/ST units each
- Each has its own warp scheduler, two dispatch units, register file



Compute Capab. 7.x (Volta/Turing, Part 1)



A multiprocessor has:

- a read-only constant cache that is shared by all functional units and speeds up reads from the constant memory space, which resides in device memory,
- a unified data cache and shared memory with a total size of 128 KB (*Volta*) or 96 KB (*Turing*).

Shared memory is partitioned out of unified data cache, and can be configured to various sizes (See Shared Memory.) The remaining data cache serves as an L1 cache and is also used by the texture unit that implements the various addressing and data filtering modes mentioned in Texture and Surface Memory.

Compute Capab. 7.x (Volta/Turing, Part 2)



H.6.3. Global Memory

Global memory behaves the same way as devices of compute capability 5.x (See Global Memory).

H.6.4. Shared Memory

Similar to the **Kepler architecture**, the amount of the unified data cache reserved for shared memory is configurable on a per kernel basis. For the *Volta* architecture (compute capability 7.0), the unified data cache has a size of 128 KB, and the shared memory capacity can be set to 0, 8, 16, 32, 64 or 96 KB. For the *Turing* architecture (compute capability 7.5), the unified data cache has a size of 96 KB, and the shared memory capacity can be set to either 32 KB or 64 KB. Unlike *Kepler*, the driver automatically configures the shared memory capacity for each kernel to avoid shared memory occupancy bottlenecks while also allowing concurrent execution with already launched kernels where possible. In most cases, the driver's default behavior should provide optimal performance.

Compute Capab. 7.x (Volta/Turing, Part 3)



Because the driver is not always aware of the full workload, it is sometimes useful for applications to provide additional hints regarding the desired shared memory configuration. For example, a kernel with little or no shared memory use may request a larger carveout in order to encourage concurrent execution with later kernels that require more shared memory. The new **cudaFuncSetAttribute()** API allows applications to set a preferred shared memory capacity, or **carveout**, as a percentage of the maximum supported shared memory capacity (96 KB for *Volta*, and 64 KB for *Turing*).

cudaFuncSetAttribute() relaxes enforcement of the preferred shared capacity compared to the legacy cudaFuncSetCacheConfig() API introduced with Kepler. The legacy API treated shared memory capacities as hard requirements for kernel launch. As a result, interleaving kernels with different shared memory configurations would needlessly serialize launches behind shared memory reconfigurations. With the new API, the carveout is treated as a hint. The driver may choose a different configuration if required to execute the function or to avoid thrashing.

Compute Capab. 7.x (Volta/Turing, Part 4)

```
// Device code
_global__ void MyKernel(...)
{
    __shared__ float buffer[BLOCK_DIM];
    ...
}
// Host code
int carveout = 50; // prefer shared memory capacity 50% of maximum
// Named Carevout Values:
// carveout = cudaSharedmemCarveoutDefault; // (-1)
// carveout = cudaSharedmemCarveoutMaxL1; // (0)
// carveout = cudaSharedmemCarveoutMaxShared; // (100)
cudaFuncSetAttribute(MyKernel, cudaFuncAttributePreferredSharedMemoryCarveout,
    carveout);
MyKernel <<<gridDim, BLOCK_DIM>>>(...);
```

In addition to an integer percentage, several convenience enums are provided as listed in the code comments above. Where a chosen integer percentage does not map exactly to a supported capacity (SM 7.0 devices support shared capacities of 0, 8, 16, 32, 64, or 96 KB), the next larger capacity is used. For instance, in the example above, 50% of the 96 KB maximum is 48 KB, which is not a supported shared memory capacity. Thus, the preference is rounded up to 64 KB.

Compute Capab. 7.x (Volta/Turing, Part 5)



Compute capability 7.x devices allow a single thread block to address the full capacity of shared memory: 96 KB on *Volta*, 64 KB on *Turing*. Kernels relying on shared memory allocations over 48 KB per block are architecture-specific, as such they must use dynamic shared memory (rather than statically sized arrays) and require an explicit opt-in using **cudaFuncSetAttribute()** as follows.

```
// Device code
__global__ void MyKernel(...)
{
    ...
}
// Host code
int maxbytes = 98304; // 96 KB
cudaFuncSetAttribute(MyKernel, cudaFuncAttributeMaxDynamicSharedMemorySize,
    maxbytes);
MyKernel <<<gridDim, blockDim>>>(...);
```

Otherwise, shared memory behaves the same way as devices of compute capability 5.x (See Shared Memory).

NVIDIA Volta SM

Multiprocessor: SM

- 64 FP32 + INT32 cores
- 32 FP64 cores
- 8 tensor cores (FP16/FP32 mixed-precision)

4 partitions inside SM

- 16 FP32 + INT32 cores each
- 8 FP64 cores each
- 8 LD/ST units each
- 2 tensor cores each
- Each has: warp scheduler, dispatch unit, register file

М														
						L1 Instruct	tion Cache							
		L0 li	nstruc	tion C	ache				L0 li	nstruc	tion C	ache		
		-			hread/clk)				-			hread/c		
	Di	spatc	h Unit	(32 th	read/clk)			Dis	spatcl	h Unit	(32 th	read/cll	k)	
	Reg	ister	File ('	16,384	4 x 32-bit)			Reg	ister	File (1	16,384	4 x 32-I	bit)	
FP64	INT	INT	FP32	FP32			FP64	INT	INT	FP32	FP32			
FP64	INT	INT	FP32	FP32			FP64	INT	INT	FP32	FP32			
FP64	INT	INT	FP32	FP32			FP64	INT	INT	FP32	FP32			
FP64	INT	INT	FP32	FP32	TENSOR		FP64	INT	INT	FP32	FP32	TENS		TENSOR
FP64	INT	INT	FP32	FP32	CORE	CORE	FP64	INT	INT	FP32	FP32	COF	₹E	CORE
FP64	INT	INT	FP32	FP32			FP64	INT	INT	FP32	FP32			
FP64	INT	INT	FP32	FP32			FP64	INT	INT	FP32	FP32			
								INT	INT	FP32	ED22			
FP64	INT	INT	FP32	FP32			FP64		6.6		FF32			
FP64 LD/ LD/ ST ST	INT LD/ ST	INT LD/ ST	FP32 LD/ ST	FP32 LD/ ST	LD/ ST ST	SFU	FP64 LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU
LD/ LD/	LD/	LD/ ST	LD/	LD/ ST	ST ST	SFU	LD/ LD/	LD/	ST	LD/	LD/ ST	ST		SFU
LD/ LD/	LD/ ST	LD/ ST	LD/ ST	LD/ ST	ST ST	SFU	LD/ LD/	LD/ ST	ST L0 li	LD/ ST	LD/ ST	ST	ST	SFU
LD/ LD/	LD/ ST War	LD/ ST LO II	LD/ ST	LD/ ST tion C	ST ST ache	SFU	LD/ LD/	LD/ ST	ST LO II p Sch	LD/ ST	LD/ ST tion C	ST ache	ST	SFU
LD/ LD/	LD/ ST War Dis	LD/ ST LO II rp Sch spatcl	LD/ ST nstruc nedule h Unit	LD/ ST tion C r (32 th (32 th	ST ST ache hread/clk)	SFU	LD/ LD/	LD/ ST War Dis	ST L0 In p Sch spatcl	LD/ ST nstruct nedule h Unit	LD/ ST tion C r (32 t (32 th	ST ache hread/c	ST :lk) k)	SFU
LD/ LD/	LD/ ST War Dis	LD/ ST LO II rp Sch spatcl	LD/ ST netruct h Unit File (1	LD/ ST tion C r (32 th (32 th	ST ST ache hread/clk) read/clk)	SFU	LD/ LD/	LD/ ST War Dis	ST L0 In p Sch spatcl	LD/ ST nstruct nedule h Unit	LD/ ST tion C r (32 t (32 th	ST ache hread/c read/cll	ST :lk) k)	SFU
LD/ LD/ ST ST	LD/ ST War Di: Reg	LD/ ST L0 In p Sch spatch	LD/ ST netruct h Unit File (1	LD/ ST tion C (32 th (32 th (32 th (32 th (32 th (32 th) (32 t	ST ST ache hread/clk) read/clk)	SFU		LD/ ST War Dis Reg	ST LO II p Sch spatcl ister	LD/ ST nstruct nedule h Unit File (1	LD/ ST tion C r (32 t (32 th (32 th (32 th (32 th (32 th) (32	ST ache hread/c read/cll	ST :lk) k)	SFU
LD/ LD/ ST ST	LD/ ST War Dis Reg	LD/ ST L0 In p Sch spatc ister INT	LD/ ST netruc hedule h Unit File (1 FP32	LD/ ST tion C (32 th (32 th (32 th (32 th (32 th (32 th) (32 t	ST ST ache hread/clk) read/clk)	SFU	LD/ LD/ ST ST	LD/ ST War Dis Reg	ST LO II p Sch spatcl ister INT	LD/ ST nstruct nedule h Unit File (1 FP32	LD/ ST tion C r (32 th (32 th 16,384 FP32 FP32	ST ache hread/c read/cll	ST :lk) k)	SFU
LD/ ST ST FP64 FP64	LD/ ST War Dis Reg INT	LD/ ST L0 li p Sch spatcl ister INT INT	LD/ ST nstruct nedule h Unit File (1 FP32 FP32 FP32	LD/ ST tion C (32 th (32 th (32 th (32 th (32 th (32 th (32 th) (32 th	st st ache hread/clk) read/clk) 4 x 32-bit) 4 x 32-bit)	TENSOR	LD/ LD/ ST ST	LD/ ST War Dis Reg INT INT	ST LO II p Sch spatcl ister INT INT	LD/ ST netruch H Unit File (1 FP32	LD/ ST (32 th (32 th (6,384 FP32 FP32 FP32	st ache hread/c 4 x 32-l TENS	ST	TENSOR
LD/ ST ST FP64 FP64 FP64	LD/ ST War Dis Reg	LD/ ST LO II TP Sch spatc ister INT INT INT	LD/ ST nstruct nedule h Unit File (1 FP32 FP32 FP32 FP32	LD/ ST tion C (32 th (32 th (32 th (32 th (32 th (32 th (32 th (32 th (32 th) (32 th)	ST ST ache hread/clk) read/clk) 4 x 32-bit)		LD/ LD/ ST ST	LD/ ST War Dis Reg INT INT INT	ST LO In p Sch spatcl ister INT INT INT	LD/ ST nstruct h Unit File (1 FP32 FP32 FP32	LD/ ST Lion C (32 th (32 th (32 th (32 th FP32 FP32 FP32 FP32	st ache hread/cll 4 x 32-l	ST	
LD/ ST ST FP64 FP64 FP64 FP64	LD/ ST War Dis Reg INT INT INT	LD/ ST LO In rp Sch spatcl ister INT INT INT INT	LD/ ST netruc netule h Unit FP32 FP32 FP32 FP32 FP32	LD/ ST ition C (32 th (32 th (32 th (32 th (32 th (32 th (32 th) (32 t	st st ache hread/clk) read/clk) 4 x 32-bit) 4 x 32-bit)	TENSOR	FP64 FP64 FP64 FP64	LD/ ST War Dis Reg INT INT INT	ST LO II p Sch spatcl ister INT INT INT	LD/ ST netruct nedule h Unit File (1 FP32 FP32 FP32 FP32	LD/ ST (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32	st ache hread/c 4 x 32-l TENS	ST	TENSOR
LD/ ST ST ST ST ST ST ST ST ST ST ST ST ST ST S	LD/ ST War Dia NT INT INT INT INT	LD/ ST LO In p Sch spatcl ister INT INT INT INT	LD/ ST netruc redule h Unit FP32 FP32 FP32 FP32 FP32 FP32	LD/ ST (32 th (32 th 6,384 FP32 FP32 FP32 FP32 FP32 FP32	st st ache hread/clk) read/clk) 4 x 32-bit) 4 x 32-bit)	TENSOR	LD/ LD/ ST ST	LD/ ST War Dis Reg INT INT INT INT	ST LO II p Sch spatcl ister INT INT INT INT	LD/ ST netruc/ netruc/ FP32 FP32 FP32 FP32 FP32	LD/ ST tion C (32 th (32 th (32 th (32 th (32 th (32 th (32 th (32 th (32 th) (32 th)	st ache hread/c 4 x 32-l TENS	ST	TENSOR
LD/ ST LD/ ST ST FP64 FP64 FP64 FP64 FP64 FP64	LD/ ST War Dis Reg INT INT INT INT INT	LD/ ST LO li pp Sch spatcl ister INT INT INT INT	LD/ ST netruc/ netule h Unit FP32 FP32 FP32 FP32 FP32 FP32 FP32	LD/ ST idon C (32 th (32 th (32 th (32 th (32 th (32 th (32 th (32 th (32 th) (32 th)	st st ache hread/clk) read/clk) 4 x 32-bit) 4 x 32-bit)	TENSOR	LD/ LD/ ST ST FP64 FP64 FP64 FP64 FP64 FP64 FP64	UD/ ST War Dis Reg INT INT INT INT INT	ST LO II p Sch spatcl ister INT INT INT INT INT	LD/ ST netruc/ netruc/ File (1 FP32 FP32 FP32 FP32 FP32 FP32	LD/ ST ition C (32 th (32 th))))))))))))))))))))))))))))))))))))	st ache hread/c 4 x 32-l TENS	ST	TENSOR
LD/ ST LD/ ST FP64 FP64 FP64 FP64 FP64 FP64 FP64	LD/ ST War Dis Reg INT INT INT INT INT INT	LD/ ST LO II p Sch spatcl ister INT INT INT INT INT INT	LD/ ST netruc/ netule h Unit FP32 FP32 FP32 FP32 FP32 FP32 FP32	LD/ ST Ldon C (32 th (32 th))))))))))))))))))))))))))))))))))))	st st ache hread/clk) read/clk) 4 x 32-bit) 4 x 32-bit)	TENSOR	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	LD/ ST War Dis Reg INT INT INT INT INT INT	ST LO III P Sch Spatc ister INT INT INT INT INT INT	LD/ ST nstrucci neduler h Unit FP32 FP32 FP32 FP32 FP32 FP32 FP32	LD/ ST ition C (32 th (32 th))))))))))))))))))))))))))))))))))))	st ache hread/c 4 x 32-l TENS COF	ST	TENSOR
LD/ ST ST ST ST ST ST ST ST ST ST ST ST ST ST S	UNT INT INT INT INT INT INT INT INT INT	LD/ ST LO II p Sch spatcl ister INT INT INT INT INT INT INT INT INT	LD/ ST nstrucc nedule h Unit FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	LD/ ST Lion C (32 th (32 th))))))))))))))))))))))))))))))))))))	st st ache hread/clk) read/clk) 4 x 32-bit) 4 x 32-bit) TENSOR CORE	TENSOR	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	LD/ ST Dis Reg INT INT INT INT INT INT INT LD/ ST	ST LO III P Sch ister INT INT INT INT INT INT INT LD/ ST	LD/ ST nstruc redule h Unit File (1 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	LD/ ST (32 th (32 th) (32 th) (3	ST ache hread/c 4 x 32-l TENS COF	st ilk) k) bit) GOR RE LD/	

NVIDIA Turing SM

Multiprocessor: SM

- 64 FP32 + INT32 cores
- 2 (!) FP64 cores
- 8 Turing tensor cores (FP16/32, INT4/8 mixed-precision)
- 1 RT (ray tracing) core
- 4 partitions inside SM
 - 16 FP32 + INT32 cores each
 - 4 LD/ST units each
 - 2 Turing tensor cores each
 - Each has: warp scheduler, dispatch unit, 16K register file



Compute Capab. 8.x (Ampere, Part 1)



An SM has:

- a read-only constant cache that is shared by all functional units and speeds up reads from the constant memory space, which resides in device memory,
- a unified data cache and shared memory with a total size of 192 KB for devices of compute capability 8.0 (1.5x *Volta*'s 128 KB capacity) and 128 KB for devices of compute capability 8.6.

Shared memory is partitioned out of the unified data cache, and can be configured to various sizes (see <u>Shared Memory</u> section). The remaining data cache serves as an L1 cache and is also used by the texture unit that implements the various addressing and data filtering modes mentioned in <u>Texture and Surface Memory</u>.

Compute Capab. 8.x (Ampere, Part 2)



I.7.2. Global Memory

Global memory behaves the same way as for devices of compute capability 5.x (See <u>Global</u> <u>Memory</u>).

I.7.3. Shared Memory

Similar to the <u>Volta architecture</u>, the amount of the unified data cache reserved for shared memory is configurable on a per kernel basis. For the *NVIDIA Ampere GPU architecture*, the unified data cache has a size of 192 KB for devices of compute capability 8.0 and 128 KB for devices of compute capability 8.6. The shared memory capacity can be set to 0, 8, 16, 32, 64, 100, 132 or 164 KB for devices of compute capability 8.6.

An application can set the carveout, i.e., the preferred shared memory capacity, with the cudaFuncSetAttribute().

cudaFuncSetAttribute(kernel_name, cudaFuncAttributePreferredSharedMemoryCarveout, carveout);

Compute Capab. 8.x (Ampere, Part 3)



The API can specify the carveout either as an integer percentage of the maximum supported shared memory capacity of 164 KB for devices of compute capability 8.0 and 100 KB for devices of compute capability 8.6 respectively, or as one of the following values: {cudaSharedmemCarveoutDefault, cudaSharedmemCarveoutMaxL1, or cudaSharedmemCarveoutMaxShared. When using a percentage, the carveout is rounded up to the nearest supported shared memory capacity. For example, for devices of compute capability 8.0, 50% will map to a 100 KB carveout instead of an 82 KB one. Setting the cudaFuncAttributePreferredSharedMemoryCarveout is considered a hint by the driver; the driver may choose a different configuration, if needed.

Devices of compute capability 8.0 allow a single thread block to address up to 163 KB of shared memory, while devices of compute capability 8.6 allow up to 99 KB of shared memory. Kernels relying on shared memory allocations over 48 KB per block are architecture-specific, and must use dynamic shared memory rather than statically sized shared memory arrays. These kernels require an explicit opt-in by using cudaFuncSetAttribute() to set the cudaFuncAttributeMaxDynamicSharedMemorySize; see <u>Shared Memory</u> for the Volta architecture.

Note that the maximum amount of shared memory per thread block is smaller than the maximum shared memory partition available per SM. The 1 KB of shared memory not made available to a thread block is reserved for system use.

NVIDIA GA100 SM

Multiprocessor: SM

- 64 FP32 + 64 INT32 cores
- 32 FP64 cores
- 4 3rd gen tensor cores
- 1 2nd gen RT (ray tracing) core
- 4 partitions inside SM
 - 16 FP32 + 16 INT32 cores
 - 8 FP64 cores
 - 8 LD/ST units each
 - 1 3rd gen tensor core each
 - Each has: warp scheduler, dispatch unit, 16K register file



NVIDIA GA10x SM

Multiprocessor: SM

- 128 (64+64) FP32 + 64 INT32 cores
- 2 (!) FP64 cores
- 4 3rd gen tensor cores
- 1 2nd gen RT (ray tracing) core
- 4 partitions inside SM
 - 16+16 FP32 + 16 INT32 cores
 - 4 LD/ST units each
 - 1 3rd gen tensor core each
 - Each has: warp scheduler, dispatch unit, 16K register file



Thank you.