

KAUST

CS 380 - GPU and GPGPU Programming Lecture 20: CUDA Memory: Shared Memory

Markus Hadwiger, KAUST

Reading Assignment #11 (until Nov 16)



Read (required):

Programming Massively Parallel Processors book, 3rd edition
 Chapter 5 (Performance Considerations) [was Chap. 6 in 2nd ed.]

Read (optional):

• Linear algebra operators for GPU implementation of numerical algorithms, Krueger and Westermann, SIGGRAPH 2003

https://dl.acm.org/doi/10.1145/882262.882363

• A Survey of General-Purpose Computation on Graphics Hardware (2007)

```
https://onlinelibrary.wiley.com/doi/pdf/10.1111/
j.1467-8659.2007.01012.x
```

Quiz #3: Nov 18



Organization

- First 30 min of lecture
- No material (book, notes, ...) allowed

Content of questions

- Lectures (both actual lectures and slides)
- Reading assigments
- Programming assignments (algorithms, methods)
- Solve short practical examples



CUDA Memory: Overview

Markus Hadwiger, KAUST



Memory and Cache Types



Global memory

- [Device] L2 cache
- [SM] L1 cache (shared mem carved out; or L1 shared with tex cache)
- [SM/TPC] Texture cache (separate, or shared with L1 cache)
- [SM] Read-only data cache (storage might be same as tex cache)

Shared memory

• [SM] Shareable only between threads in same thread block

Constant memory: Constant (uniform) cache

Unified memory programming: Device/host memory sharing



CUDA Memory: Shared Memory

Markus Hadwiger, KAUST

CUDA Highlights: On-Chip Shared Memory

 CUDA enables access to a parallel on-chip shared memory for efficient inter-thread data sharing



Big memory bandwidth savings

L1 Cache vs. Shared Memory



Different configs (on Fermi and Kepler; carveout on Maxwell and newer)

- 64KB total
 - 16KB shared, 48KB L1 cache
 - 48KB shared, 16KB L1 cache
 - 32KB shared, 32KB L1 cache (Kepler only)



L1 Cache vs. Shared Memory



Different configs (on Fermi and Kepler; carveout on Maxwell and newer)

• More shared memory on newer GPUs (64KB, 96KB, 100KB, 164KB, ...)

Carveout from unified data cache

(See CUDA C Programming Guide!)

```
// Device code
__global__ void MyKernel(...)
{
    __shared__ float buffer[BLOCK_DIM];
    ...
}
// Host code
int carveout = 50; // prefer shared memory capacity 50% of maximum
// Named Carveout Values:
// carveout = cudaSharedmemCarveoutDefault; // (-1)
// carveout = cudaSharedmemCarveoutDefault; // (0)
// carveout = cudaSharedmemCarveoutMaxL1; // (0)
// carveout = cudaSharedmemCarveoutMaxShared; // (100)
cudaFuncSetAttribute(MyKernel, cudaFuncAttributePreferredSharedMemoryCarveout,
    carveout);
MyKernel <<<gridDim, BLOCK_DIM>>>(...);
```

Shared Memory Allocation

- 2 modes
- Static size within kernel

__shared__ float vec[256];

Dynamic size when calling the kernel

```
// in main
int VecSize = MAX_THREADS * sizeof(float4);
vecMat<<< blockGrid, threadBlock, VecSize >>>( p1, p2, ...);
```

// declare as extern within kernel

extern __shared__ float vec[];

Shared Memory

- Accessible by all threads in a block
- Fast compared to global memory
 - Low access latency
 - High bandwidth
- Common uses:
 - Software managed cache
 - Data layout conversion



Shared Memory/L1 Sizing

Shared memory and L1 use the same 64KB

- Program-configurable split:
 - Fermi: 48:16, 16:48
 - Kepler: 48:16, 16:48, 32:32
- CUDA API: cudaDeviceSetCacheConfig(), cudaFuncSetCacheConfig()
- Large L1 can improve performance when:
 - Spilling registers (more lines in the cache -> fewer evictions)
- Large SMEM can improve performance when:
 - Occupancy is limited by SMEM

Shared Memory

Uses:

- Inter-thread communication within a block
- Cache data to reduce redundant global memory accesses
- Use it to improve global memory access patterns

Organization:

- 32 banks, 4-byte (or 8-byte) banks
- Successive words accessed through different banks

Parallel Memory Architecture

- In a parallel machine, many threads access memory
 - Therefore, memory is divided into banks
 - Essential to achieve high bandwidth
- Each bank can service one address per cycle
 - A memory can service as many simultaneous accesses as it has banks
- Multiple simultaneous accesses to a bank result in a bank conflict
 - Conflicting accesses are serialized



Memory Banks

Fermi/Kepler/Maxwell and newer:

32 banks

default: 4B / bank

Kepler or newer: configurable to 8B / bank



Shared Memory

Uses:

- Inter-thread communication within a block
- Cache data to reduce redundant global memory accesses
- Use it to improve global memory access patterns

Performance:

- smem accesses are issued per warp
- Throughput is 4 (or 8) bytes per bank per clock per multiprocessor
- serialization: if *N* threads of 32 access different words in the same bank,
 N accesses are executed serially
- multicast: N threads access the same word in one fetch
 - Could be different bytes within the same word

Shared Memory Organization Bank Bank Bank Bank **Organized in 32 independent banks** Any 1:1 or multicast pattern Optimal access: no two words from ۲ same bank С C С Separate banks per thread Banks can multicast ۲ Bank Bank Bank Bank Multiple words from same bank serialize ۲

С

С

С

С

Bank Addressing Examples



Bank Addressing Examples



How addresses map to banks on G80

- Each bank has a bandwidth of 32 bits per clock cycle
- Successive 32-bit words are assigned to successive banks
- G80 has 16 banks
 - So bank = address % 16
 - Same as the size of a half-warp
 - No bank conflicts between different half-warps, only within a single half-warp

Fermi and newer have 32 banks, considers full warps instead of half warps!

Shared Memory Bank Conflicts

- Shared memory is as fast as registers if there are no bank conflicts
- The fast case:
 - If all threads of a half-warp access different banks, there is no bank conflict
 - If all threads of a half-warp access the identical address, there is no bank conflict (broadcast)
- The slow case:
 - Bank Conflict: multiple threads in the same half-warp access the same bank
 - Must serialize the accesses
 - Cost = max # of simultaneous accesses to a single bank

full warps instead of half warps on Fermi and newer!

Linear Addressing

• Given:

__shared__ float shared[256];
float foo =
 shared[baseIndex + s * threadIdx.x];

- This is only bank-conflict-free if s shares no common factors with the number of banks
 - 16 on G80, so s must be odd





Parallel08 – Memory Access

Hendrik Lensch and Robert Strzodka

Data Types and Bank Conflicts

• This has no conflicts if type of shared is 32-bits:

foo = shared[baseIndex + threadIdx.x]

• But not if the data type is smaller

```
- 4-way bank conflicts:
__shared__ char shared[];
foo = shared[baseIndex + threadIdx.x];
```

not true on Fermi, because of multi-cast!

- 2-way bank conflicts: ______shared_____short_shared[]; foo = shared[baseIndex + threadIdx.x];

not true on Fermi, because of multi-cast!





Structs and Bank Conflicts

 Struct assignments compile into as many memory accesses as there are struct members:



٠

Broadcast on Shared Memory

 Each thread loads the same element – no bank conlict

 $\mathbf{x} = \text{shared}[0];$

• Will be resolved implicitly





Common Array Bank Conflict Patterns 1D

- Each thread loads 2 elements into shared mem:
 - 2-way-interleaved loads result in 2-way bank conflicts:

int tid = threadIdx.x; shared[2*tid] = global[2*tid]; shared[2*tid+1] = global[2*tid+1];

- This makes sense for traditional CPU threads, locality in cache line usage and reduced sharing traffic.
 - Not in shared memory usage where there is no cache line effects but banking effects



A Better Array Access Pattern

 Each thread loads one element in every consecutive group of blockDim elements.

shared[tid] = global[tid];
shared[tid + blockDim.x] =
global[tid + blockDim.x];



OPTIMIZE

Kernel Optimizations: Shared Memory Accesses

Case Study: Matrix Transpose

- Coalesced read
- Scattered write (stride N)
- ⇒ Process matrix tile, not single row/column, per block
- \Rightarrow Transpose matrix tile within block



Case Study: Matrix Transpose

- Coalesced read
- Scattered write (stride N)
- Transpose matrix tile within block
- ⇒ Need threads in a block to cooperate: use shared memory



Transpose with coalesced read/write

global transpose(float in[], float out[])

```
shared float tile[TILE][TILE];
```

```
int glob_in = xIndex + (yIndex)*N;
int glob out = xIndex + (yIndex)*N;
```

tile[threadIdx.y][threadIdx.x] = in[glob in];

```
syncthreads();
```

ł

}

out[glob out] = tile[threadIdx.x][threadIdx.y];

Fixed GMEM coalescing, but introduced SMEM bank conflicts

transpose << < grid, threads >>> (in, out);

Shared Memory: Avoiding Bank Conflicts

- Example: 32x32 SMEM array
- Warp accesses a column:
 - 32-way bank conflicts (threads in a warp access the same bank)



Shared Memory: Avoiding Bank Conflicts

Add a column for padding:

32x33 SMEM array

Warp accesses a column:

32 different banks, no bank conflicts

Bank 0 Bank 1 ... Bank 31



Thank you.

- Hendrik Lensch, Robert Strzodka
- NVIDIA