

KAUST



Markus Hadwiger, KAUST

Reading Assignment #8 (until Oct 26)



Read (required):

- Programming Massively Parallel Processors book, 3rd edition, Chapter 7 (*Parallel Patterns: Convolution*)
- Interpolation for Polygon Texture Mapping and Shading, Paul Heckbert and Henry Moreton

http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.48.7886

Quiz #2: Oct 28



Organization

- First 30 min of lecture
- No material (book, notes, ...) allowed

Content of questions

- Lectures (both actual lectures and slides)
- Reading assigments
- Programming assignments (algorithms, methods)
- Solve short practical examples

Semester Project (proposal until next week!)



- Choosing your own topic encouraged! (we can also suggest some topics)
 - Pick something that you think is really cool!
 - Can be completely graphics or completely computation, or both combined
 - Can be built on CS380 frameworks, NVIDIA OpenGL SDK, or CUDA SDK
- Submit short (1-2 pages) project proposal sometime next week
- Submit semester project and report (deadline: Dec 10)
- Present semester project (we will schedule event in final exams week)

Semester Project Ideas (1)



Some ideas for topics

- Procedural shading with noise + marble etc. (GPU Gems 2, chapter 26)
- Procedural shading with noise + bump mapping (GPU Gems 2, chapter 26)
- Subdivision surfaces (GPU Gems 2, chapter 7)
- Ambient occlusion, screen space ambient occlusion
- Shadow mapping, hard shadows, soft shadows
- Deferred shading
- Particle system rendering + CUDA particle sort
- Advanced image filters: fast bilateral filtering, Gaussian kD trees
- Advanced image de-convolution (e.g., convex L1 optimization)
- PDE solvers (e.g., anisotropic diffusion filtering, 2D level set segmentation, 2D fluid flow)

Semester Project Ideas (2)



Some ideas for topics

- Distance field computation (GPU Gems 3, chapter 34)
- Livewire ("intelligent scissors") segmentation in CUDA
- Linear systems solvers, matrix factorization (Cholesky, ...); with/without CUBLAS
- CUDA + matlab
- Fractals (Sierpinski, Koch, ...)
- Image compression
- Bilateral grid filtering for multichannel images
- Discrete wavelet transforms
- Fast histogram computations
- Terrain rendering from height map images; clipmaps or adaptive tesselation

CUDA Multi-Threading

- CUDA model groups threads into blocks; blocks into grid
- Execution on actual hardware:
 - Block assigned to SM (up to 8, 16, or 32 blocks per SM; depending on compute capability)
 - 32 threads grouped into warp



Thread Cooperation

The Missing Piece: threads may need to cooperate

Thread cooperation is valuable

- Share results to avoid redundant computation
- Share memory accesses
 - Drastic bandwidth reduction
- Thread cooperation is a powerful feature of CUDA

- Cooperation between a monolithic array of threads is not scalable
 - Cooperation within smaller batches of threads is scalable

© 2008 NVIDIA Corporation





Device Runtime Component: Synchronization Function

- void __syncthreads();
- Synchronizes all threads in a block
 - Once all threads have reached this point, execution resumes normally
 - Used to avoid RAW / WAR / WAW hazards when accessing shared
- Allowed in conditional code only if the conditional is uniform across the entire thread block

Synchronization

- Threads in the same block can communicate using shared memory
- __syncthreads()
 - -Barrier for threads only within the current block
- __threadfence()
 - Flushes global memory writes to make them visible to all threads

Plus newer sync functions, e.g., from compute capability 2.x:

- __syncthreads_count(), __syncthreads_and/or(),
- __threadfence_block(), __threadfence_system(), ...

Now: *Must* use versions with _sync suffix, because of Independent Thread Scheduling (compute capability 7.x and newer)! 70



COOPERATIVE GROUPS VS BUILT-IN FUNCTIONS

Example: warp aggregated atomic

// increment the value at ptr by 1 and return the old value				
device int atomicAggInc(int *p);				
<pre>coalesced_group g = coalesced_threads();</pre>	<pre>int mask =activemask();</pre>			
	<pre>int rank =popc(mask &lanemask_lt());</pre>			
	<pre>int leader_lane =ffs(mask) - 1;</pre>			
int res;	int res;			
if (g.thread_rank() == 0)	if (rank == 0)			
<pre>res = atomicAdd(p, g.size());</pre>	res = atomicAdd(p,popc(mask));			
res = g.shfl(res, 0);	<pre>res =shfl_sync(mask, res, leader_lane);</pre>			
return g.thread_rank() + res;	return rank + res;			
	48 🥺 NVIDIA .			

Matrix-Matrix Multiplication

P=MN

Parallel08 – Memory Access

Hendrik Lensch and Robert Strzodka

Programming Model: Square Matrix Multiplication



Parallel08 – Memory Access

.

.

Hendrik Lensch and Robert Strzodka

Multiply Using One Thread Block

- One block of threads computes matrix P
 - Each thread computes one element of P
- Each thread
 - Loads a row of matrix M
 - Loads a column of matrix N
 - Perform one multiply and addition for each pair of M and N elements
 - Compute to off-chip memory access ratio close to 1:1 (not very high)
- Size of matrix limited by the number of threads allowed in a thread block



Matrix Multiplication Device-Side Kernel Function (cont.)

```
for (int k = 0; k < M.width; ++k)
    ſ
      float Melement = M.elements[ty * M.pitch + k];
      float Nelement = Nd.elements[k * N.pitch + tx];
     Pvalue += Melement * Nelement;
    }
    // Write the matrix to device memory;
    // each thread writes one element
   P.elements[ty * blockDim.x+ tx] = Pvalue;
}
                                                                    ty
                                                          tx
```

Handling Arbitrary Sized Square Matrices

 Have each 2D thread block to compute a (BLOCK_WIDTH)² sub-matrix (tile) of the result matrix Each has (BLOCK_WIDTH)² threads Generate a 2D Grid of (WIDTH/BLOCK_WIDTH)² blocks by You still need to put a loop around the kernel call for cases where ty WIDTH is greater than bx tx Max grid size!

Multiply Using Several Blocks - Idea



Parallel08 – Memory Access

Hendrik Lensch and Robert Strzodka

Multiply Using Several Blocks - Idea



Parallel08 – Memory Access

Hendrik Lensch and Robert Strzodka

Example: Matrix Multiplication (1)



 Copy matrices to device; invoke kernel; copy result matrix back to host

```
// Matrix multiplication - Host code
// Matrix dimensions are assumed to be multiples of BLOCK SIZE
void MatMul (const Matrix A, const Matrix B, Matrix C)
    // Load A and B to device memory
   Matrix d A;
    d A.width = d A.stride = A.width; d A.height = A.height;
    size t size = A.width * A.height * sizeof(float);
    cudaMalloc((void**)&d A.elements, size);
    cudaMemcpy(d A.elements, A.elements, size,
               cudaMemcpyHostToDevice);
    Matrix d B;
    d B.width = d B.stride = B.width; d B.height = B.height;
    size = B.width * B.height * sizeof(float);
    cudaMalloc((void**)&d B.elements, size);
    cudaMemcpy(d B.elements, B.elements, size,
               cudaMemcpyHostToDevice);
```

Example: Matrix Multiplication (2)



```
// Allocate C in device memory
Matrix d_C;
d_C.width = d_C.stride = C.width; d_C.height = C.height;
size = C.width * C.height * sizeof(float);
cudaMalloc((void**)&d_C.elements, size);
```

```
// Invoke kernel
dim3 dimBlock(BLOCK_SIZE, BLOCK_SIZE);
dim3 dimGrid(B.width / dimBlock.x, A.height / dimBlock.y);
MatMulKernel<<<dimGrid, dimBlock>>>(d_A, d_B, d_C);
```

```
// Free device memory
cudaFree(d_A.elements);
cudaFree(d_B.elements);
cudaFree(d_C.elements);
```

Example: Matrix Multiplication (3)





- Multiply matrix block-wise
- Set BLOCK_SIZE for efficient hardware use, e.g., to 16 on cc. 1.x or 16 or 32 on cc. 2.x +

blockRow

- Maximize parallelism
 - Launch as many threads per block as block elements
 - Each thread fetches one element of block
 - Perform row * column dot products in parallel

Example: Matrix Multiplication (4)

{

}

23



```
global void MatrixMul( float *matA, float *matB, float *matC, int w )
     shared float blockA[ BLOCK SIZE ][ BLOCK SIZE ];
     shared float blockB[ BLOCK SIZE ][ BLOCK SIZE ];
   int bx = blockIdx.x; int tx = threadIdx.x;
   int by = blockIdx.y; int ty = threadIdx.y;
   int col = bx * BLOCK SIZE + tx;
   int row = by * BLOCK SIZE + ty;
   float out = 0.0f;
   for ( int m = 0; m < w / BLOCK SIZE; m++ ) {</pre>
       blockA[ ty ][ tx ] = matA[ row * w + m * BLOCK SIZE + tx
                                                                           1;
       blockB[ ty ][ tx ] = matB[ col + ( m * BLOCK SIZE + ty ) * w ];
        syncthreads();
        for (int k = 0; k < BLOCK SIZE; k++) {
            out += blockA[ ty ][ k ] * blockB[ k ][ tx ];
        }
          syncthreads();
   }
                                                Caveat: for brevity, this code assumes matrix sizes
                                                are a multiple of the block size (either because
   matC[ row * w + col ] = out;
                                                they really are, or because padding is used;
                                                otherwise guard code would need to be added)
```

PTX Virtual Machine Model





PTX Virtual Machine Model





PTX Virtual Machine Model



this is a complete list of all PTX 7.1 instruction keywords

however, note that ultimately operand types, e.g., int vs. float, will result in different machine (SASS) instructions.

abs	div	or	sin	vavrg2, vavrg4
add	ex2	pmevent	slct	vmad
addc	exit	popc	sqrt	vmax
and	fma	prefetch	st	vmax2, vmax4
atom	isspacep	prefetchu	sub	vmin
bar	ld	prmt	subc	vmin2, vmin4
bfe	ldu	rcp	suld	vote
bfi	lg2	red	suq	vset
bfind	mad	rem	sured	vset2, vset4
bra	mad24	ret	sust	vshl
brev	madc	rsqrt	testp	vshr
brkpt	max	sad	tex	vsub
call	membar	selp	tld4	vsub2, vsub4
clz	min	set	trap	xor
cnot	mov	setp	txq	
copysign	mul	shf	vabsdiff	
cos	mul 24	shfl	vabsdiff2, vabsdiff4	
cvt	neg	shl	vadd	
cvta	not	shr	vadd2, vadd4	

PTX Code and Inline Assembly



```
_____device___ int cube (int x)
{
    int y;
    asm("{\n\t" // use braces for local scope
        " reg .u32 t1;\n\t" // temp reg t1,
        " mul.lo.u32 t1, %1, %1;\n\t" // t1 = x * x
        " mul.lo.u32 %0, t1, %1;\n\t" // y = t1 * x
        "}"
        : "=r"(y) : "r" (x));
    return y;
}
```

PTX (Parallel Thread Execution) Code

```
Fatbin ptx code:
_____
\operatorname{arch} = \operatorname{sm} 20
code version = [4, 0]
producer = cuda
host = linux
compile size = 64bit
compressed
identifier = add.cu
.version 4.0
.target sm 20
.address size 64
.visible .entry Z3addPiS S (
.param .u64 Z3addPiS S param 0,
.param .u64 Z3addPis S param 1,
.param .u64 Z3addPiS S param 2
.reg .s32 %r<4>;
.reg .s64 %rd<7>;
ld.param.u64 %rd1, [ Z3addPiS S param 0];
ld.param.u64 %rd2, [_Z3addPiS_S__param_1];
ld.param.u64 %rd3, [_Z3addPiS_S_param_2];
cvta.to.global.u64 %rd4, %rd3;
cvta.to.global.u64 %rd5, %rd2;
cvta.to.global.u64 %rd6, %rd1;
ldu.global.u32 %r1, [%rd6];
ldu.global.u32 %r2, [%rd5];
add.s32 %r3, %r2, %r1;
st.global.u32 [%rd4], %r3;
ret;
```

Markus Hadwiger, KAUST

SASS (Streaming Assembler) Code



```
$ cuobjdump a.out -ptx -sass
Fathin elf code:
_____
\operatorname{arch} = \operatorname{sm} 20
code version = [1,7]
producer = cuda
host = linux
compile size = 64bit
identifier = add.cu
        code for sm 20
                Function : Z3addPiS S
                        @"EF CUDA SM20 EF CUDA PTX SM(EF CUDA SM20)"
        .headerflags
                         MOV R1, c[0x1][0x100]; /* 0x2800440400005de4 */
        /*0000*/
                         MOV R6, c[0x0][0x20]; /* 0x2800400080019de4 */
        /*0008*/
        /*0010*/
                         MOV R7, c[0x0][0x24];
                                                  /* 0x280040009001dde4 */
                         MOV R2, c[0x0][0x28];
        /*0018*/
                                                  /* 0x28004000a0009de4 */
                         MOV R3, c[0x0][0x2c];
        /*0020*/
                                                /* 0x28004000b000dde4 */
        /*0028*/
                         LDU.E R0, [R6];
                                                  /* 0x8c0000000601c85 */
        /*0030*/
                         MOV R4, c[0x0][0x30];
                                                  /* 0x28004000c0011de4 */
        /*0038*/
                         LDU.E R2, [R2];
                                                  /* 0x8c0000000209c85 */
                         MOV R5, c[0x0][0x34];
        /*0040*/
                                                  /* 0x28004000d0015de4 */
                         IADD RO, R2, RO;
        /*0048*/
                                                  /* 0x480000000201c03 */
                          ST.E [R4], R0;
                                                  /* 0x940000000401c85 */
        /*0050*/
        /*0058*/
                          EXIT;
                                                  /* 0x800000000001de7 */
```



GPU Texturing





Rage / id Tech 5 (id Software)

Remember: Basic Shading

- Flat shading
 - compute light interaction per polygon
 - the whole polygon has the same color
- Gouraud shading
 - compute light interaction per vertex
 - interpolate the colors
- Phong shading
 - interpolate normals per pixel
- Remember: difference between
 - Phong Lighting Model
 - Phong Shading



Traditional OpenGL Lighting



- Phong lighting model at each vertex (glLight, ...)
- Local model only (no shadows, radiosity, ...)
- ambient + diffuse + specular (glMaterial!)



Fixed function: Gouraud shading
Note: need to interpolate specular separately!
Phong shading: evaluate Phong lighting model in fragment shader (per-fragment evaluation!)



Why Texturing?



Idea: enhance visual appearance of surfaces by applying fine / high-resolution details



Vienna University of Technology

OpenGL Texture Mapping



- Basis for most real-time rendering effects
- Look and feel of a surface
- Definition:
 - A regularly sampled function that is mapped onto every fragment of a surface
 - Traditionally an image, but...
- Can hold arbitrary information
 - Textures become general data structures
 - Sampled and interpreted by fragment programs
 - Can render into textures \rightarrow important!



Types of Textures



- Spatial layout
 - Cartesian grids: 1D, 2D, 3D, 2D_ARRAY, …
 - Cube maps, …
- Formats (too many), e.g. OpenGL
 - GL_LUMINANCE16_ALPHA16
 - GL_RGB8, GL_RGBA8, …: integer texture formats
 - GL_RGB16F, GL_RGBA32F, ...: float texture formats
 - compressed formats, high dynamic range formats, …
- External (CPU) format vs. internal (GPU) format
 - OpenGL driver converts from external to internal



Texturing: General Approach





Eduard Gröller, Stefan Jeschke

Texture Mapping

2D (3D) Texture Space **Texture Transformation** 2D Object Parameters Parameterization 3D Object Space **Model Transformation** 3D World Space **Viewing Transformation 3D Camera Space** Projection 2D Image Space



Kurt Akeley, Pat Hanrahan

2D Texture Mapping





Texture



Nearest-neighbor for "array lookup"

3D Texture Mapping





Thank you.